What defines SPI Flash/RAM pins?

tannewt
Posts: 1
Joined: Tue Dec 22, 2015 6:34 pm

What defines SPI Flash/RAM pins?

Postby tannewt » Tue Jun 23, 2020 11:02 pm

What defines the pins that are used for SPI Flash and RAM? I was looking at the WROOM and WROVER ESP32-S2 modules and was surprised to find the flash on IO35-37. The S2 data sheet suggests (section 2.4.2) that pins < IO7 are more commonly used.

I ask because I designed a breakout assuming IO35-37 would be free and able to connect to SPI2 through the IOMUX. I'm implementing CircuitPython on the S2 and would love to use SPI2 primarily. I expected SPI1 to be used for the external flash and ram.

So, what is the setup for the S2 modules and where is it defined? I didn't see it in the kconfig.

Thanks!

WiFive
Posts: 2951
Joined: Tue Dec 01, 2015 7:35 am

Re: What defines SPI Flash/RAM pins?

Postby WiFive » Thu Jun 25, 2020 11:43 pm

The S2 data sheet suggests (section 2.4.2) that pins < IO7 are more commonly used.
That's not what it means, it is talking about the bit lines of the spi interface not the gpios.

Who is online

Users browsing this forum: Baidu [Spider] and 17 guests